


00	NOP	2C	INR	L #	58	MOV	E, B
01	LXI	2D	DVR	L #	59	MOV	E, C
02	STAX	2E	MVI	L, b	5A	MOV	E, D
03	INX	2F	CMA		5B	MOV	E, E
04	INR	30	SIM		5C	MOV	E, H
05	DCR	31	LXI	SP, d	5D	MOV	E, L
06	MVI	32	STA	a	5E	MOV	E, M
07	RLC	33	INX	SP	5F	MOV	E, A
08	[DSUB]	34	INR	M #	60	MOV	H, B
09	DAD	35	DCR	M #	61	MOV	H, C
0A	LDAX	36	MVI	M, b	62	MOV	H, D
0B	DCX	37	STC	†	63	MOV	H, E
0C	INR	38	[LDSI]		64	MOV	H, H
0D	DCR	39	DAD	SP	65	MOV	H, L
0E	MVI	3A	LDA	a	66	MOV	H, M
0F	RRC	3B	DCX	SP	67	MOV	H, A
10	[AHLR]	3C	INR	A #	68	MOV	L, B
11	LXI	3D	DCR	A #	69	MOV	L, C
12	STAX	3E	MVI	A, b	6A	MOV	L, D
13	INX	3F	CMA	†	6B	MOV	L, E
14	INR	40	MOV	B, B	6C	MOV	L, H
15	DCR	41	MOV	B, C	6D	MOV	L, L
16	MVI	42	MOV	B, D	6E	MOV	L, M
17	RAL	43	MOV	B, E	6F	MOV	L, A
18	[RDEL]	44	MOV	B, H	70	MOV	M, B
19	DAD	45	MOV	B, L	71	MOV	M, C
1A	LDAX	46	MOV	B, M	72	MOV	M, D
1B	DCX	47	MOV	B, A	73	MOV	M, E
1C	INR	48	MOV	C, B	74	MOV	M, H
1D	DCR	49	MOV	C, C	75	MOV	M, L
1E	MVI	4A	MOV	C, D	76	HLT	
1F	RAR	4B	MOV	C, E	77	MOV	M, A
20	RIM	4C	MOV	C, H	78	MOV	A, B
21	LXI	4D	MOV	C, L	79	MOV	A, C
22	SHLD	4E	MOV	C, M	7A	MOV	A, D
23	INX	4F	MOV	C, A	7B	MOV	A, E
24	INR	50	MOV	D, B	7C	MOV	A, H
25	DCR	51	MOV	D, C	7D	MOV	A, L
26	MVI	52	MOV	D, D	7E	MOV	A, M
27	DAA	53	MOV	D, E	7F	MOV	A, A
28	[LDHI]	54	MOV	D, H	80	ADD	B *
29	DAD	55	MOV	D, L	81	ADD	C *
2A	LHLD	56	MOV	D, M	82	ADD	D *
2B	DCX	57	MOV	D, A	83	ADD	E *

saundby.com

Intel 8085 Reference Card



Register Organization

A(8)		F(8) PSW(16)		B(8)		C(8) B/C(16)	
Flags		Z [U] AC - P [V] C		D(8)		E(8) D/E(16)	
Sign	Zero [U]	Aux Carry	Parity [V]	Carry	Program Counter PC (16)		
				Stack Pointer SP (16)			

Note: [] = Undocumented/80C85B only

Data Transfer Instruction Group

MOV	A, A	7F	MOV	E, A	5F	MVI	A, b	3E
	A, B	78		E, B	58		B, b	06
	A, C	79		E, C	59		C, b	0E
	A, D	7A		E, D	5A		D, b	16
	A, E	7B		E, E	5B		E, b	1E
	A, H	7C		E, H	5C		H, b	26
	A, L	7D		E, L	5D		L, b	2E
	A, M	7E		E, M	5E		M, b	36
MOV	B, A	47	MOV	H, A	67	XCHG		EB
	B, B	40		H, B	60	LXI	B, d	01
	B, C	41		H, C	61		D, d	11
	B, D	42		H, D	62		H, d	21
	B, E	43		H, E	63		SP, d	31
	B, H	44		H, H	64			
	B, L	45		H, L	65			
	B, M	46		H, M	66			
MOV	C, A	4F	MOV	L, A	6F			
	C, B	48		L, B	68	LDA	a	3A
	C, C	49		L, C	69	[LHLX]	[E]	
	C, D	4A		L, D	6A	STAX	B	02
	C, E	4B		L, E	6B	STAX	D	12
	C, H	4C		L, H	6C	SHLD	a	22
	C, L	4D		L, L	6D	STA	a	32
	C, M	4E		L, M	6E	[SHLX]	[D9]	
MOV	D, A	57	MOV	M, A	77			
	D, B	50		M, B	70			
	D, C	51		M, C	71			
	D, D	52		M, D	72			
	D, E	53		M, E	73			
	D, H	54		M, H	74			
	D, L	55		M, L	75			
	D, M	56		M, M	76			

arguments:
b = byte data
d = 16b data
a = 16b address
* = affects all
† = carry only
‡ = all but carry

Instruction Timing (T States)

Data Transfer		CMP r	4	Control	
MOV rd, rs	4	CMP M	7	DI	4
MOV M, r	7			EI	4
MOV r, M	7			NOP	4
XCHG	4	DAD x	10	HLT	5
MVI r	7	INX x	6		
MVI M	10	DCX x	6	Stack	
LXI x	10			PUSH	12
				POP	10
				Branch	
LDAX x	7	RRC	4	RST x	12
LDA	13	RAL	4	JMP	10
STAX x	7	RAR	4	Jx	7/10
SHLD	16			CALL	18
STA	13	ADI	7	Cx	9/18
		ACI	7	RET	10
		SUI	7	Rx	6/12
		SBI	7		
		ANI	7	T-State Time	
		ADC r	4	CPU f	tcyc
		ADC M	7	8.0MHz	125ns
		ORI	7	6.0	166.7
		CPI	7	5.0	200
				4.0	250
				3.58	279
				3.125	320
				3.072	325.5
				3.0	333.3
				2.5	400
				2.0	500
				1.25	800
				1.2	833.3
				1.0	1000
				0.75	1333

Accumulator Operations

Instruction	Code	Function
XRA A	AF	Clear A and Clear Carry
CMA	2F	Complement Accumulator
ORA A	B7	Clear Carry
CMC	3F	Complement Carry
STC	37	Set Carry
RLC	7	Rotate Left, MSB=Cy
RRC	0F	Rotate Right, LSB=Cy
RAL	17	Rotate Left Thru Carry
RAR	1F	Rotate Right Thru Carry

After RIM:

SID	I7.5	I6.5	I5.5	IE	M7.5	M6.5	M5.5
-----	------	------	------	----	------	------	------

SID = Serial In Data
Ix.5 = Interrupt Pending
IE = Interrupt Enable Flag
Mx.5 = Interrupt Masks for external lines

Before SIM:

SOD	SOE	---	R7.5	MSE	M7.5	M6.5	M5.5
-----	-----	-----	------	-----	------	------	------

SOD = Serial Out Data
SOE = Serial Out Enable (enable SOD output)
R7.5= Reset (clear) RST 7.5 Interrupt
MSE = Mask Set Enable (1 to set new masks)
Mx.5= New RSTx.5 Mask Setting (1 to enable)

Note: RST5.5, RST6.5, RST7.5 are masked by default. Masks must be cleared before use.

Visit <http://saundby.com/> for more 8085 info.

Arithmetic & Logical Instruction Group

ADD*	A	87	INR†	A	3C	ORA*	A	B7
	B	80		B	04		B	B0
	C	81		C	0C		C	B1
	D	82		D	14		D	B2
	E	83		E	1C		E	B3
	H	84		H	24		H	B4
	L	85		L	2C		L	B5
	M	86		M	34		M	B6
ADC*	A	8F	DCR†	A	3D	CMP*	A	BF
	B	88		B	05		B	B8
	C	89		C	0D		C	B9
	D	8A		D	15		D	BA
	E	8B		E	1D		E	BB
	H	8C		H	25		H	BC
	L	8D		L	2D		L	BD
	M	8E		M	35		M	BE
SUB*	A	97	ANA*	A	A7	16 Bit		
	B	90		B	A0	DAD†	B	09
	C	91		C	A1		D	19
	D	92		D	A2		H	29
	E	93		E	A3		SP	39
	H	94		H	A4		INX	B 03
	L	95		L	A5		D	13
	M	96		M	A6		H	23
							SP	33
SBB*	A	9F	XRA*	A	AF	DCX	B	0B
	B	98		B	A8		D	1B
	C	99		C	A9		H	2B
	D	9A		D	AA		SP	3B
	E	9B		E	AB			
	H	9C		H	AC			
	L	9D		L	AD			
	M	9E		M	AE			

[DSUB] [08]
Arith & Logic continued -->


Arith & Logic

Rotate					
RLC†	07				
RRC†	0F				
RAL†	17				
RAR†	1F				
[AHLR]	[10]				
Immediate					
ADI	b	C6			
ACI	b	CE			
SUI	b	D6			
SBI	b	DE			
ANI	b	E6			
XRI	b	EE			
ORI	b	F6			
CPI	b	FE			
[LDHI b]	[28]				
[LDSI b]	[38]				
Specials					
DAA*	27				
CMA	2F				
STC†	37				
CMC†	3F				
I/O & Control					
OUT	b	D3			
IN	b	DB			
RIM	20				
SIM	30				
Control					
DI	F3				
EI	FB				
NOP	00				
HLT	76				


Stack

PUSH	B	C5	Jump		
	D	D5	JMP	a	C3
	H	E5	JNZ	a	C2
	PSW	F5	JZ	a	CA
POP	B	C1	JNC	a	D2
	D	D1	JC	a	DA
	H	E1	JPO	a	E2
	PSW*	F1	JPE	a	EA
			JP	a	F2
	XTHL	E3	JM	a	FA
	SPHL	F9	PCHL		E9
Branch			[JNUI]	[DD]	
Restart			[JUI]	[FD]	
RST	0	C7			
RST	1	CF	Call		
RST	2	DF	CALL	a	CD
RST	3	DF	CNZ	a	C4
RST	4	E7	CZ	a	CC
RST	5	EF	CNC	a	D4
RST	6	F7	CC	a	DC
RST	7	FF	CPO	a	E4
[RST V]	[CB]		CPE	a	EC
Restart Vector			CP	a	F4
			CM	a	FC
RST	0	0000H			
RST	1	0008H	Return		
RST	2	0010H	RET		
RST	3	0018H			
RST	4	0020H	RNZ	C9	
RST	5	0024H	RZ	C8	
RST	6	0028H	RNC	D0	
RST	7	002CH	RC	D8	
RST	0	0030H	RPO	E0	
RST	6.5	0034H	RPE	E8	
RST	7	0038H	RP	F0	
RST	7.5	003CH	RM	F8	

Intel 8085 Reference Card



Register Organization



Note: [] = Undocumented/80C85B only

Data Transfer Instruction Group

MOV A, A 7F	MOV E, A 5F	MVI A, b 3E	
A, B 78	E, B 58	B, b 06	
A, C 79	E, C 59	C, b 0E	
A, D 7A	E, D 5A	D, b 16	
A, E 7B	E, E 5B	E, b 1E	
A, H 7C	E, H 5C	H, b 26	
A, L 7D	E, L 5D	L, b 2E	
A, M 7E	E, M 5E	M, b 36	
MOV B, A 47	MOV H, A 67	XCHG EB	
B, B 40	H, B 60	LXI B, d 01	
B, C 41	H, C 61	D, d 11	
B, D 42	H, D 62	H, d 21	
B, E 43	H, E 63	SP, d 31	
B, H 44	H, H 64		
B, L 45	H, L 65	<u>Load/Store</u>	
B, M 46	H, M 66	LDAX B 0A	
		LDAX D 1A	
MOV C, A 4F	MOV L, A 6F	LHLD a 2A	
C, B 48	L, B 68	LDA a 3A	
C, C 49	L, C 69	[LHLX] [ED]	
C, D 4A	L, D 6A	STAX B 02	
C, E 4B	L, E 6B	STAX D 12	
C, H 4C	L, H 6C	SHLD a 22	
C, L 4D	L, L 6D	STA a 32	
C, M 4E	L, M 6E	[SHLX] [D9]	
MOV D, A 57	MOV M, A 77	<u>arguments:</u>	
D, B 50	M, B 70	b = byte data	
D, C 51	M, C 71	d = 16b data	
D, D 52	M, D 72	a = 16b address	
D, E 53	M, E 73	<u>flags:</u>	
D, H 54	M, H 74	* = affects all	
D, L 55	M, L 75	† = carry only	
D, M 56		‡ = all but carry	

Arithmetic & Logical Instruction Group

ADD* A 87	INR† A 3C	ORA* A B7	
B 80	B 04	B B0	
C 81	C 0C	C B1	
D 82	D 14	D B2	
E 83	E 1C	E B3	
H 84	H 24	H B4	
L 85	L 2C	L B5	
M 86	M 34	M B6	
ADC* A 8F	DCR† A 3D	CMP* A BF	
B 88	B 05	B B8	
C 89	C 0D	C B9	
D 8A	D 15	D BA	
E 8B	E 1D	E BB	
H 8C	H 25	H BC	
L 8D	L 2D	L BD	
M 8E	M 35	M BE	
SUB* A 97	ANA* A A7	<u>16 Bit</u>	
B 90	B A0	DAD† B 09	
C 91	C A1	D 19	
D 92	D A2	H 29	
E 93	E A3	SP 39	
H 94	H A4	INX B 03	
L 95	L A5	D 13	
M 96	M A6	H 23	
		SP 33	
SBB* A 9F	XRA* A AF	DCX B 0B	
B 98	B A8	D 1B	
C 99	C A9	H 2B	
D 9A	D AA	SP 3B	
E 9B	E AB		
H 9C	H AC	[DSUB] [08]	
L 9D	L AD	Arith & Logic continued -->	
M 9E	M AE		

Arith & Logic

<u>Rotate</u>	PUSH B C5	<u>Jump</u>	
RLC† 07	D D5	JMP a C3	
RRC† 0F	H E5	JNZ a C2	
RAL† 17	PSW F5	JZ a CA	
RAR† 1F	B C1	JNC a D2	
[AHRL] [10]	D D1	JC a DA	
	H E1	JPO a E2	
<u>Immediate</u>	PSW* F1	JPE a EA	
ADI b C6		JP a F2	
ACI b CE	XTHL E3	JM a FA	
SUI b D6	SPHL F9	PCHL E9	
SBI b DE			
ANI b E6	<u>Branch</u>		
XRI b EE	<u>Restart</u>		
ORI b F6	RST 0 C7	Call	
CPI b FE	RST 1 CF	Call	
[LDHI b] [28]	RST 2 D7	CALL a CD	
[LDSI b] [38]	RST 3 DF	CNZ a C4	
	RST 4 E7	CZ a CC	
	RST 5 EF	CNC a D4	
<u>Specials</u>	RST 6 F7	CC a DC	
DAA* 27	RST 7 FF	CPO a E4	
CMA 2F	[RST V] [CB]	CPE a EC	
STC† 37	<u>Restart Vector</u>	CP a F4	
CMC† 3F	RST 0 0000H	CM a FC	
	RST 1 0008H	<u>Return</u>	
<u>I/O & Control</u>	RST 2 0010H	RET C9	
OUT b D3	RST 3 0018H	RNZ C0	
IN b DB	RST 4 0020H	RZ C8	
RIM 20	RST 5 0024H	RNC D0	
SIM 30	RST 6 0028H	RC D8	
	RST 7 0030H	RPO E0	
<u>Control</u>	RST 6.5 0034H	RPE E8	
DI F3	RST 7 0038H	RP F0	
EI FB	RST 7.5 003CH	RM F8	
NOP 00			
HLT 76			

Stack

Branch

Instruction Timing (T States)

<u>Data Transfer</u>	CMP r 4	<u>Control</u>	
MOV rd,rs 4	CMP M 7	DI 4	
MOV M,r 7		EI 4	
MOV r,M 7	<u>16 bit</u>	NOP 4	
XCHG 4	DAD x 10	HLT 5	
MVI r 7	INX x 6		
MVI M 10	DCX x 6	<u>Stack</u>	
LXI x 10		PUSH 12	
		POP 10	
<u>Load/Store</u>			
LDAX x 7	RLC 4		
LDA 13	RRC 4	<u>Branch</u>	
STAX x 7	RAL 4	RST x 12	
SHLD 16	RAR 4	JMP 10	
STA 13		Jx 7/10	
		CALL 18	
<u>Arith & Logic</u>		Cx 9/18	
ADD r 4	SUI 7	RET 10	
ADD M 7	SBI 7	Rx 6/12	
ADC r 4	ANI 7	T-State Time	
ADC M 7	XRI 7	<u>CPU f</u> tcyc	
SUB r 4	ORI 7	8.0MHz 125nS	
SUB M 7	CPI 7	6.0 166.7	
SBB r 4		5.0 200	
SBB M 7	<u>Specials</u>	4.0 250	
INR R 4	DAA 4	3.58 279	
INR M 10	CMA 4	3.125 320	
DCR r 4	STC 4	3.072 325.5	
DCR M 10	CMC 4	3.0 333.3	
ANA r 4		2.5 400	
ANA M 7	<u>I/O</u>	2.0 500	
XRA r 4	OUT 10	1.25 800	
XRA M 7	IN 10	1.2 833.3	
ORA r 4	RIM 4	1.0 1000	
ORA M 7	SIM 4	0.75 1333	

Accumulator Operations

Instruction	Code	Function
XRA A	AF	Clear A and Clear Carry
CMA	2F	Complement Accumulator
ORA A	B7	Clear Carry
CMC	3F	Complement Carry
STC	37	Set Carry
RLC	7	Rotate Left, MSB=CY
RRC	0F	Rotate Right, LSB=>CY
RAL	17	Rotate Ledt Thru Carry
RAR	1F	Rotate Right Thru Carry

After RIM:

SID	I7.5	I6.5	I5.5	IE	M7.5	M6.5	M5.5
-----	------	------	------	----	------	------	------

SID = Serial In Data
 Ix.5 = Interrupt Pending
 IE = Interrupt Enable Flag
 Mx.5 = Interrupt Masks for external lines

Before SIM:

SOD	SOE	---	R7.5	MSE	M7.5	M6.5	M5.5
-----	-----	-----	------	-----	------	------	------

SOD = Serial Out Data
 SOE = Serial Out Enable (enable SOD output)
 R7.5= Reset (clear) RST 7.5 Interrupt
 MSE = Mask Set Enable (1 to set new masks)
 Mx.5= New RSTx.5 Mask Setting (1 to enable)

Note: RST5.5, RST6.5, RST7.5 are masked by default. Masks must be cleared before use.

Visit <http://saundby.com/> for more 8085 info.

saundby.com